{
 "image": "mpw-001_NSDM_reticle.png",
 "width": 53432,
 "height": 65056,
 "bit_depth": 8,
 "color_type": 0,
 "grid": {
  "rows": 6,
  "cols": 7,
  "die_w": 7176,
  "die_h": 10376,
  "gap": 400
 },
 "filter": {
  "rows": "up",
  "first_row_of_each_tile": "none"
 },
 "zlib": {
  "level": 9,
  "wbits": 15,
  "memlevel": 9,
  "strategy": 0,
  "idat_chunk_limit": 1048576
 },
 "rebuild_with": "reconstruct_reticle.py",
 "tiles": [
  {
   "file": "mpw-001_NSDM_tile_A1.png",
   "row": 0,
   "col": 0,
   "frame": "A1",
   "x": 0,
   "y": 0,
   "w": 7576,
   "h": 10776,
   "slot": "001",
   "project": "Caravel_Plus",
   "bytes": 1974530,
   "sha256": "5c3576741aef82b85fc5097a81fb5303dc96a41cf579a6dd23da0ac3573858cd"
  },
  {
   "file": "mpw-001_NSDM_tile_A2.png",
   "row": 0,
   "col": 1,
   "frame": "A2",
   "x": 7576,
   "y": 0,
   "w": 7576,
   "h": 10776,
   "slot": "002",
   "project": "caravel_vdp_lite",
   "bytes": 1203256,
   "sha256": "0591b7e0784f484e00c4f9ddfe9021ce3694b00cda29a882a08652265aca849c"
  },
  {
   "file": "mpw-001_NSDM_tile_A3.png",
   "row": 0,
   "col": 2,
   "frame": "A3",
   "x": 15152,
   "y": 0,
   "w": 7576,
   "h": 10776,
   "slot": "003",
   "project": "caravel-softshell",
   "bytes": 2583737,
   "sha256": "68e438f862639cca4ee118c1dbe4a3e9ddbf19044a1bb19d508c5da0f935bda5"
  },
  {
   "file": "mpw-001_NSDM_tile_A4.png",
   "row": 0,
   "col": 3,
   "frame": "A4",
   "x": 22728,
   "y": 0,
   "w": 7576,
   "h": 10776,
   "slot": "004",
   "project": "caravel_UNCC_MPW_1",
   "bytes": 874801,
   "sha256": "b6ddf0a95922cc7c8a2fcee90c41c71ccb9a031aef152062d51b58a376be4d7b"
  },
  {
   "file": "mpw-001_NSDM_tile_A5.png",
   "row": 0,
   "col": 4,
   "frame": "A5",
   "x": 30304,
   "y": 0,
   "w": 7576,
   "h": 10776,
   "slot": "005",
   "project": "caravel_sha3_256_crypto_",
   "bytes": 3292554,
   "sha256": "cf3ef68c491e2679d9ba631537904c332ff283e3c069a2356b021250522a0e19"
  },
  {
   "file": "mpw-001_NSDM_tile_A6.png",
   "row": 0,
   "col": 5,
   "frame": "A6",
   "x": 37880,
   "y": 0,
   "w": 7576,
   "h": 10776,
   "slot": "006",
   "project": "caravel_spectrometer",
   "bytes": 2663799,
   "sha256": "36a84bf12b411fe0b9e736967c709732edc48ef8f461b5543357902ca7a32272"
  },
  {
   "file": "mpw-001_NSDM_tile_A7.png",
   "row": 0,
   "col": 6,
   "frame": "A7",
   "x": 45456,
   "y": 0,
   "w": 7976,
   "h": 10776,
   "slot": null,
   "project": null,
   "bytes": 106769,
   "sha256": "56c5b78f9b86a53fdb64304acc12fba53d045b0526cc20ac1552594029f8a19a"
  },
  {
   "file": "mpw-001_NSDM_tile_B1.png",
   "row": 1,
   "col": 0,
   "frame": "B1",
   "x": 0,
   "y": 10776,
   "w": 7576,
   "h": 10776,
   "slot": "007",
   "project": "caravel_ibtida_soc",
   "bytes": 1534364,
   "sha256": "ca9227c8a03537dc51922c906fd3f8993c2feee031296c6b633327d6d4f253f3"
  },
  {
   "file": "mpw-001_NSDM_tile_B2.png",
   "row": 1,
   "col": 1,
   "frame": "B2",
   "x": 7576,
   "y": 10776,
   "w": 7576,
   "h": 10776,
   "slot": "008",
   "project": "caravel-hs32core",
   "bytes": 1353650,
   "sha256": "1440b736bdec34f0a2950336a719f88b0cf43f2eed797ff9a9d50a9ac96c783b"
  },
  {
   "file": "mpw-001_NSDM_tile_B3.png",
   "row": 1,
   "col": 2,
   "frame": "B3",
   "x": 15152,
   "y": 10776,
   "w": 7576,
   "h": 10776,
   "slot": "009",
   "project": "caravel_astria_testchip",
   "bytes": 1076357,
   "sha256": "c4794e04327066d103b8a85997c7a1bec266c94dabbdf5a4d667faaf4b28892b"
  },
  {
   "file": "mpw-001_NSDM_tile_B4.png",
   "row": 1,
   "col": 3,
   "frame": "B4",
   "x": 22728,
   "y": 10776,
   "w": 7576,
   "h": 10776,
   "slot": "010",
   "project": "caravel_pyfive",
   "bytes": 1058070,
   "sha256": "87338d067e283db62e01409631b5c7904c3d6c9ba0de296aa0061078877b55ff"
  },
  {
   "file": "mpw-001_NSDM_tile_B5.png",
   "row": 1,
   "col": 4,
   "frame": "B5",
   "x": 30304,
   "y": 10776,
   "w": 7576,
   "h": 10776,
   "slot": "011",
   "project": "caravel_fasoc",
   "bytes": 1714035,
   "sha256": "6b4cbc44afea91b8266b6c909d840b2d73e9262bf21e6a7dc243ad54be33a4d3"
  },
  {
   "file": "mpw-001_NSDM_tile_B6.png",
   "row": 1,
   "col": 5,
   "frame": "B6",
   "x": 37880,
   "y": 10776,
   "w": 7576,
   "h": 10776,
   "slot": "012",
   "project": "caravel-mph",
   "bytes": 1157617,
   "sha256": "11b1a87ef8c80bc6697efdcd4820d08c59f97cf24d4182e1928810f705423a64"
  },
  {
   "file": "mpw-001_NSDM_tile_B7.png",
   "row": 1,
   "col": 6,
   "frame": "B7",
   "x": 45456,
   "y": 10776,
   "w": 7976,
   "h": 10776,
   "slot": "013",
   "project": "caravel_rapcores",
   "bytes": 959715,
   "sha256": "d3969b3a5d6f20289248aba7c6a93ac1b5753cd4b428a2f345297ae141918302"
  },
  {
   "file": "mpw-001_NSDM_tile_C1.png",
   "row": 2,
   "col": 0,
   "frame": "C1",
   "x": 0,
   "y": 21552,
   "w": 7576,
   "h": 10776,
   "slot": "014",
   "project": "MorphleLogic",
   "bytes": 1367617,
   "sha256": "af21a4b345775bf6d77d27385cffe5de66b03d29ca4600e3f5b55b77530932f6"
  },
  {
   "file": "mpw-001_NSDM_tile_C2.png",
   "row": 2,
   "col": 1,
   "frame": "C2",
   "x": 7576,
   "y": 21552,
   "w": 7576,
   "h": 10776,
   "slot": "015",
   "project": "caravel_RT-PseudoRNG",
   "bytes": 914590,
   "sha256": "f38b730dbb5a62320a897f5a40dff361d4a22bfbe826c22931508e9dd38f751d"
  },
  {
   "file": "mpw-001_NSDM_tile_C3.png",
   "row": 2,
   "col": 2,
   "frame": "C3",
   "x": 15152,
   "y": 21552,
   "w": 7576,
   "h": 10776,
   "slot": "016",
   "project": "caravel_amsat_txrx_ic",
   "bytes": 823453,
   "sha256": "d5f878d5fdd4f47cccade16a4d75d6881baefe3aba21f984c805331d1e52a6bf"
  },
  {
   "file": "mpw-001_NSDM_tile_C4.png",
   "row": 2,
   "col": 3,
   "frame": "C4",
   "x": 22728,
   "y": 21552,
   "w": 7576,
   "h": 10776,
   "slot": "017",
   "project": "Caravel-SOFA-HD",
   "bytes": 2870483,
   "sha256": "9197349d44383d65a9118cd087c0e5314fc1d62cf90168540ad34526f9a95dc2"
  },
  {
   "file": "mpw-001_NSDM_tile_C5.png",
   "row": 2,
   "col": 4,
   "frame": "C5",
   "x": 30304,
   "y": 21552,
   "w": 7576,
   "h": 10776,
   "slot": null,
   "project": null,
   "bytes": 102728,
   "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650"
  },
  {
   "file": "mpw-001_NSDM_tile_C6.png",
   "row": 2,
   "col": 5,
   "frame": "C6",
   "x": 37880,
   "y": 21552,
   "w": 7576,
   "h": 10776,
   "slot": "018",
   "project": "caravel_Ghazi_SoC",
   "bytes": 1972738,
   "sha256": "bfc91e8e0235397d75c35f4c6fdaf8a5d52483edeea4c51f25289e110e1872df"
  },
  {
   "file": "mpw-001_NSDM_tile_C7.png",
   "row": 2,
   "col": 6,
   "frame": "C7",
   "x": 45456,
   "y": 21552,
   "w": 7976,
   "h": 10776,
   "slot": "019",
   "project": "caravel_fulgor_opamp",
   "bytes": 876134,
   "sha256": "fba31b48464eddad10fab464dc48023d23298ab1d2af4920c165a678cd314f7f"
  },
  {
   "file": "mpw-001_NSDM_tile_D1.png",
   "row": 3,
   "col": 0,
   "frame": "D1",
   "x": 0,
   "y": 32328,
   "w": 7576,
   "h": 10776,
   "slot": "020",
   "project": "q-rib",
   "bytes": 863786,
   "sha256": "3f0bea54555f7fb03c6af73aa4451ecda2155aa205a1ecdf950c7a908c20b763"
  },
  {
   "file": "mpw-001_NSDM_tile_D2.png",
   "row": 3,
   "col": 1,
   "frame": "D2",
   "x": 7576,
   "y": 32328,
   "w": 7576,
   "h": 10776,
   "slot": "021",
   "project": "caravel_fwpayload",
   "bytes": 1220504,
   "sha256": "5184987c57d7c3cb6f602c8e57cf935625806cd908664aebfeda4908827af5ed"
  },
  {
   "file": "mpw-001_NSDM_tile_D3.png",
   "row": 3,
   "col": 2,
   "frame": "D3",
   "x": 15152,
   "y": 32328,
   "w": 7576,
   "h": 10776,
   "slot": "022",
   "project": "caravel_OpenTDC",
   "bytes": 1737360,
   "sha256": "9fdf364c04d1cfbde2cdb0b77e775d2f8b6d0993c00267d40910ea222ce92b6c"
  },
  {
   "file": "mpw-001_NSDM_tile_D4.png",
   "row": 3,
   "col": 3,
   "frame": "D4",
   "x": 22728,
   "y": 32328,
   "w": 7576,
   "h": 10776,
   "slot": "023",
   "project": "caravel_analog_rf",
   "bytes": 243469,
   "sha256": "8f6eb59105921763cb8b5163da847b8d715be2e2f39ac5dfe24d781105b157ce"
  },
  {
   "file": "mpw-001_NSDM_tile_D5.png",
   "row": 3,
   "col": 4,
   "frame": "D5",
   "x": 30304,
   "y": 32328,
   "w": 7576,
   "h": 10776,
   "slot": "024",
   "project": "Caravel_Fault_SPM",
   "bytes": 911800,
   "sha256": "96230ed1741534237650804f998661e04245193bc495921bc362b9e6f8da62b7"
  },
  {
   "file": "mpw-001_NSDM_tile_D6.png",
   "row": 3,
   "col": 5,
   "frame": "D6",
   "x": 37880,
   "y": 32328,
   "w": 7576,
   "h": 10776,
   "slot": "025",
   "project": "caravel_skywater130_decr",
   "bytes": 1751333,
   "sha256": "43f1e21e29eb76ce5ed3188842ae70bd6bf4e9550272681aa22d122789a5435c"
  },
  {
   "file": "mpw-001_NSDM_tile_D7.png",
   "row": 3,
   "col": 6,
   "frame": "D7",
   "x": 45456,
   "y": 32328,
   "w": 7976,
   "h": 10776,
   "slot": "026",
   "project": "microwatt-caravel",
   "bytes": 2780505,
   "sha256": "d1761f0767cffee82ed96906310fbd03ad6cc7ac4b3b6e495a02f907a06e0a68"
  },
  {
   "file": "mpw-001_NSDM_tile_E1.png",
   "row": 4,
   "col": 0,
   "frame": "E1",
   "x": 0,
   "y": 43104,
   "w": 7576,
   "h": 10776,
   "slot": "027",
   "project": "caravel_mram",
   "bytes": 892025,
   "sha256": "77268f97c06323169d6226c924a1fe685aa205bb168bafa97fdc2bc22672bd46"
  },
  {
   "file": "mpw-001_NSDM_tile_E2.png",
   "row": 4,
   "col": 1,
   "frame": "E2",
   "x": 7576,
   "y": 43104,
   "w": 7576,
   "h": 10776,
   "slot": "028",
   "project": "Caravel_EL2_SoC",
   "bytes": 2552967,
   "sha256": "21f27aeacf5d9eda9689750075732782482e31ad23fe666e7b597f2a9e21a6d3"
  },
  {
   "file": "mpw-001_NSDM_tile_E3.png",
   "row": 4,
   "col": 2,
   "frame": "E3",
   "x": 15152,
   "y": 43104,
   "w": 7576,
   "h": 10776,
   "slot": "029",
   "project": "caravel_aes",
   "bytes": 1631033,
   "sha256": "d7323e14b42f4f96a2a8d70627c245f472424cc1e33d5a317a3daeac932ed708"
  },
  {
   "file": "mpw-001_NSDM_tile_E4.png",
   "row": 4,
   "col": 3,
   "frame": "E4",
   "x": 22728,
   "y": 43104,
   "w": 7576,
   "h": 10776,
   "slot": "030",
   "project": "Caravel-OpenFPGA-EF",
   "bytes": 1471012,
   "sha256": "ed2c8c4e75a43aa500923edf024c4ef35d4c1da8673556348aa5180d0acaa8b1"
  },
  {
   "file": "mpw-001_NSDM_tile_E5.png",
   "row": 4,
   "col": 4,
   "frame": "E5",
   "x": 30304,
   "y": 43104,
   "w": 7576,
   "h": 10776,
   "slot": "031",
   "project": "Caravel_Chameleon_SoC",
   "bytes": 2407638,
   "sha256": "df680c17394953f6ab0ea41d4a74fbc9354ebc25732db755dceb6080dbc7db31"
  },
  {
   "file": "mpw-001_NSDM_tile_E6.png",
   "row": 4,
   "col": 5,
   "frame": "E6",
   "x": 37880,
   "y": 43104,
   "w": 7576,
   "h": 10776,
   "slot": "032",
   "project": "Caravel_N5_SoC",
   "bytes": 2684492,
   "sha256": "2a5d864af5a30b22bdcbe55de8850e7c2fc43acc8151a9dfa7ab8b3693e10027"
  },
  {
   "file": "mpw-001_NSDM_tile_E7.png",
   "row": 4,
   "col": 6,
   "frame": "E7",
   "x": 45456,
   "y": 43104,
   "w": 7976,
   "h": 10776,
   "slot": "033",
   "project": "caravel_linsorter",
   "bytes": 2131011,
   "sha256": "944a6cbddc62e8825fe11ea1571fbcb5dbb793006fdb08d391fc0e6103eab890"
  },
  {
   "file": "mpw-001_NSDM_tile_F1.png",
   "row": 5,
   "col": 0,
   "frame": "F1",
   "x": 0,
   "y": 53880,
   "w": 7576,
   "h": 11176,
   "slot": "034",
   "project": "caravel_fpga250",
   "bytes": 2267612,
   "sha256": "a955901645da431d08468affb7158a265548aa529483f8d38d69048e48ec3576"
  },
  {
   "file": "mpw-001_NSDM_tile_F2.png",
   "row": 5,
   "col": 1,
   "frame": "F2",
   "x": 7576,
   "y": 53880,
   "w": 7576,
   "h": 11176,
   "slot": "035",
   "project": "crypto-accelerator-build",
   "bytes": 1275814,
   "sha256": "b6f089759085c094200ecb5b9715bb2569aa764c65cab518c12464c3989f4777"
  },
  {
   "file": "mpw-001_NSDM_tile_F3.png",
   "row": 5,
   "col": 2,
   "frame": "F3",
   "x": 15152,
   "y": 53880,
   "w": 7576,
   "h": 11176,
   "slot": "036",
   "project": "Caravel-QLSOFA-HD",
   "bytes": 2127398,
   "sha256": "872c9ac7ea2426fa494828c297e66bd506b2a08346283a6213748a689c366b8c"
  },
  {
   "file": "mpw-001_NSDM_tile_F4.png",
   "row": 5,
   "col": 3,
   "frame": "F4",
   "x": 22728,
   "y": 53880,
   "w": 7576,
   "h": 11176,
   "slot": "037",
   "project": "G_Skywater130nm_1stTO",
   "bytes": 841616,
   "sha256": "7aa79c173d48330b429b65c1d104a8c89dd946b088c6e5731d10076409542017"
  },
  {
   "file": "mpw-001_NSDM_tile_F5.png",
   "row": 5,
   "col": 4,
   "frame": "F5",
   "x": 30304,
   "y": 53880,
   "w": 7576,
   "h": 11176,
   "slot": "038",
   "project": "caravel_DSP48_DAC",
   "bytes": 929334,
   "sha256": "dd960605920019e630666605a4822585c457bb602c04d3dd6fbb844959354c7e"
  },
  {
   "file": "mpw-001_NSDM_tile_F6.png",
   "row": 5,
   "col": 5,
   "frame": "F6",
   "x": 37880,
   "y": 53880,
   "w": 7576,
   "h": 11176,
   "slot": "039",
   "project": "Caravel-SOFA-CHD",
   "bytes": 1922609,
   "sha256": "7dece320ddbbd72959bef8b097fa5a67d272504ffc53e60c3d21366ebc907b6b"
  },
  {
   "file": "mpw-001_NSDM_tile_F7.png",
   "row": 5,
   "col": 6,
   "frame": "F7",
   "x": 45456,
   "y": 53880,
   "w": 7976,
   "h": 11176,
   "slot": "040",
   "project": "caravel_riscv_osu",
   "bytes": 1485927,
   "sha256": "4d8a7a2d61239b717c1aa9666c7b3db5542915be6568e1b93080c32b74cd94fd"
  }
 ],
 "sha256": {
  "png": "5277bd9001d974af9aa1a1b1571fb53de61bd01256bc10ad12f60a2651dedcf8",
  "filtered_stream": "409718d4a1dc8407e4f14dc3b0c2979a3fc0b0bf6fec279b1c315ae8c90c4544",
  "pixels": "0a25fbbcd003bc6b8a7d4a38b08dd7dd284791165a6692beaff2acda9eb64579"
 }
}