{
 "image": "mpw-001_VIM_reticle.png",
 "width": 53432,
 "height": 65056,
 "bit_depth": 8,
 "color_type": 0,
 "grid": {
  "rows": 6,
  "cols": 7,
  "die_w": 7176,
  "die_h": 10376,
  "gap": 400
 },
 "filter": {
  "rows": "up",
  "first_row_of_each_tile": "none"
 },
 "zlib": {
  "level": 9,
  "wbits": 15,
  "memlevel": 9,
  "strategy": 0,
  "idat_chunk_limit": 1048576
 },
 "rebuild_with": "reconstruct_reticle.py",
 "tiles": [
  {
   "file": "mpw-001_VIM_tile_A1.png",
   "row": 0,
   "col": 0,
   "frame": "A1",
   "x": 0,
   "y": 0,
   "w": 7576,
   "h": 10776,
   "slot": "001",
   "project": "Caravel_Plus",
   "bytes": 3143101,
   "sha256": "1d8b06860311626dc1bc8f288e354ebc5149482e6ab8951c5c5f52f9804ab2d3"
  },
  {
   "file": "mpw-001_VIM_tile_A2.png",
   "row": 0,
   "col": 1,
   "frame": "A2",
   "x": 7576,
   "y": 0,
   "w": 7576,
   "h": 10776,
   "slot": "002",
   "project": "caravel_vdp_lite",
   "bytes": 1604251,
   "sha256": "b61da647fbeab57745e17ae2f62c4434bf8492213365137fd2b2be1796b7c5e5"
  },
  {
   "file": "mpw-001_VIM_tile_A3.png",
   "row": 0,
   "col": 2,
   "frame": "A3",
   "x": 15152,
   "y": 0,
   "w": 7576,
   "h": 10776,
   "slot": "003",
   "project": "caravel-softshell",
   "bytes": 3487926,
   "sha256": "4b9caa31bd5643748c69c247d92dbf299e49eeb4dc9c7401ba67d746aad46390"
  },
  {
   "file": "mpw-001_VIM_tile_A4.png",
   "row": 0,
   "col": 3,
   "frame": "A4",
   "x": 22728,
   "y": 0,
   "w": 7576,
   "h": 10776,
   "slot": "004",
   "project": "caravel_UNCC_MPW_1",
   "bytes": 1278358,
   "sha256": "c2f0a151de438521085f94d2b810e8bba07db2cd328f44ef1a384f6256327356"
  },
  {
   "file": "mpw-001_VIM_tile_A5.png",
   "row": 0,
   "col": 4,
   "frame": "A5",
   "x": 30304,
   "y": 0,
   "w": 7576,
   "h": 10776,
   "slot": "005",
   "project": "caravel_sha3_256_crypto_",
   "bytes": 3830460,
   "sha256": "c233a675dd6d394fbd4e99663c3888b71e2bb004274439dbb3b00e1d61ab993e"
  },
  {
   "file": "mpw-001_VIM_tile_A6.png",
   "row": 0,
   "col": 5,
   "frame": "A6",
   "x": 37880,
   "y": 0,
   "w": 7576,
   "h": 10776,
   "slot": "006",
   "project": "caravel_spectrometer",
   "bytes": 3411455,
   "sha256": "6640c3cc83538fcb0c10e5328d3dfc16e4b5064c6fbbcadec30b4e33eea57685"
  },
  {
   "file": "mpw-001_VIM_tile_A7.png",
   "row": 0,
   "col": 6,
   "frame": "A7",
   "x": 45456,
   "y": 0,
   "w": 7976,
   "h": 10776,
   "slot": null,
   "project": null,
   "bytes": 106769,
   "sha256": "56c5b78f9b86a53fdb64304acc12fba53d045b0526cc20ac1552594029f8a19a"
  },
  {
   "file": "mpw-001_VIM_tile_B1.png",
   "row": 1,
   "col": 0,
   "frame": "B1",
   "x": 0,
   "y": 10776,
   "w": 7576,
   "h": 10776,
   "slot": "007",
   "project": "caravel_ibtida_soc",
   "bytes": 2182579,
   "sha256": "1a734be784ee8f5fb343b3c96854f74b5ada661826e662b6feda2364d9985e12"
  },
  {
   "file": "mpw-001_VIM_tile_B2.png",
   "row": 1,
   "col": 1,
   "frame": "B2",
   "x": 7576,
   "y": 10776,
   "w": 7576,
   "h": 10776,
   "slot": "008",
   "project": "caravel-hs32core",
   "bytes": 1864083,
   "sha256": "0fcd647483d5260b99323ab04ec62b0ba875f6a6c9f1ecf03e0f93c371e5bd22"
  },
  {
   "file": "mpw-001_VIM_tile_B3.png",
   "row": 1,
   "col": 2,
   "frame": "B3",
   "x": 15152,
   "y": 10776,
   "w": 7576,
   "h": 10776,
   "slot": "009",
   "project": "caravel_astria_testchip",
   "bytes": 1400077,
   "sha256": "9efc90e3eb5ea4898cdd94f3e91f6591df13e1d01f7bdb809ae53bff6fe5407a"
  },
  {
   "file": "mpw-001_VIM_tile_B4.png",
   "row": 1,
   "col": 3,
   "frame": "B4",
   "x": 22728,
   "y": 10776,
   "w": 7576,
   "h": 10776,
   "slot": "010",
   "project": "caravel_pyfive",
   "bytes": 1477823,
   "sha256": "143db5921fab08df07f310a2d2430810632fd7458a37c5e9daa01c7b5915a622"
  },
  {
   "file": "mpw-001_VIM_tile_B5.png",
   "row": 1,
   "col": 4,
   "frame": "B5",
   "x": 30304,
   "y": 10776,
   "w": 7576,
   "h": 10776,
   "slot": "011",
   "project": "caravel_fasoc",
   "bytes": 1750620,
   "sha256": "088976ca0541c594dfcc24c8463dbe7ca74f752894277a8e43bf2f6c310356e7"
  },
  {
   "file": "mpw-001_VIM_tile_B6.png",
   "row": 1,
   "col": 5,
   "frame": "B6",
   "x": 37880,
   "y": 10776,
   "w": 7576,
   "h": 10776,
   "slot": "012",
   "project": "caravel-mph",
   "bytes": 1497799,
   "sha256": "0bce0c363fdeefd42eabb76360c54e88eddd24cf597ffcc77b1d50987610e7d2"
  },
  {
   "file": "mpw-001_VIM_tile_B7.png",
   "row": 1,
   "col": 6,
   "frame": "B7",
   "x": 45456,
   "y": 10776,
   "w": 7976,
   "h": 10776,
   "slot": "013",
   "project": "caravel_rapcores",
   "bytes": 1466261,
   "sha256": "ce646c44289a01f88ad07ad569e4bfa1d07749fd2e2333585c4462f824096315"
  },
  {
   "file": "mpw-001_VIM_tile_C1.png",
   "row": 2,
   "col": 0,
   "frame": "C1",
   "x": 0,
   "y": 21552,
   "w": 7576,
   "h": 10776,
   "slot": "014",
   "project": "MorphleLogic",
   "bytes": 1392382,
   "sha256": "36509240933c6f3668c1b884dec3578656b166f1a1de39089819062fa84707ce"
  },
  {
   "file": "mpw-001_VIM_tile_C2.png",
   "row": 2,
   "col": 1,
   "frame": "C2",
   "x": 7576,
   "y": 21552,
   "w": 7576,
   "h": 10776,
   "slot": "015",
   "project": "caravel_RT-PseudoRNG",
   "bytes": 1368751,
   "sha256": "ae349cdf1f6ea11d78fb306a498b65c2dcf86f90143e36deb5f6da2a350d8196"
  },
  {
   "file": "mpw-001_VIM_tile_C3.png",
   "row": 2,
   "col": 2,
   "frame": "C3",
   "x": 15152,
   "y": 21552,
   "w": 7576,
   "h": 10776,
   "slot": "016",
   "project": "caravel_amsat_txrx_ic",
   "bytes": 1304391,
   "sha256": "2636083d1971f3eb36d8eaed66b91b0d61ffd0b3c5350b9f6251d503c98a1792"
  },
  {
   "file": "mpw-001_VIM_tile_C4.png",
   "row": 2,
   "col": 3,
   "frame": "C4",
   "x": 22728,
   "y": 21552,
   "w": 7576,
   "h": 10776,
   "slot": "017",
   "project": "Caravel-SOFA-HD",
   "bytes": 1270039,
   "sha256": "372c93fc4f2af777ea03e46f6909d603c64148f5ef2f4249a450ea9f94d64f81"
  },
  {
   "file": "mpw-001_VIM_tile_C5.png",
   "row": 2,
   "col": 4,
   "frame": "C5",
   "x": 30304,
   "y": 21552,
   "w": 7576,
   "h": 10776,
   "slot": null,
   "project": null,
   "bytes": 102728,
   "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650"
  },
  {
   "file": "mpw-001_VIM_tile_C6.png",
   "row": 2,
   "col": 5,
   "frame": "C6",
   "x": 37880,
   "y": 21552,
   "w": 7576,
   "h": 10776,
   "slot": "018",
   "project": "caravel_Ghazi_SoC",
   "bytes": 2835699,
   "sha256": "f56a3a4d734bfb9d52dbd6793af6e72871268cbd91d27a9c045228dc5914ec4f"
  },
  {
   "file": "mpw-001_VIM_tile_C7.png",
   "row": 2,
   "col": 6,
   "frame": "C7",
   "x": 45456,
   "y": 21552,
   "w": 7976,
   "h": 10776,
   "slot": "019",
   "project": "caravel_fulgor_opamp",
   "bytes": 1317066,
   "sha256": "28ecd2cab180f49a322cf3caa4e0b07760cbf19ab0a2706a7daabb3e68083748"
  },
  {
   "file": "mpw-001_VIM_tile_D1.png",
   "row": 3,
   "col": 0,
   "frame": "D1",
   "x": 0,
   "y": 32328,
   "w": 7576,
   "h": 10776,
   "slot": "020",
   "project": "q-rib",
   "bytes": 1358820,
   "sha256": "f4b43525bf75ac991b20c6a60fba98d1f9b3b75583e972d8245c51b3eaaf3fe4"
  },
  {
   "file": "mpw-001_VIM_tile_D2.png",
   "row": 3,
   "col": 1,
   "frame": "D2",
   "x": 7576,
   "y": 32328,
   "w": 7576,
   "h": 10776,
   "slot": "021",
   "project": "caravel_fwpayload",
   "bytes": 1907579,
   "sha256": "bc39a41da1f63d91d5c3f403997e1aad48000cdbaad5c7ce09cd6f636ad57dc4"
  },
  {
   "file": "mpw-001_VIM_tile_D3.png",
   "row": 3,
   "col": 2,
   "frame": "D3",
   "x": 15152,
   "y": 32328,
   "w": 7576,
   "h": 10776,
   "slot": "022",
   "project": "caravel_OpenTDC",
   "bytes": 2004114,
   "sha256": "71a02ba3ed62044bd65fa9523222b0da4cb398435452912259d9a1f8cc379d84"
  },
  {
   "file": "mpw-001_VIM_tile_D4.png",
   "row": 3,
   "col": 3,
   "frame": "D4",
   "x": 22728,
   "y": 32328,
   "w": 7576,
   "h": 10776,
   "slot": "023",
   "project": "caravel_analog_rf",
   "bytes": 341555,
   "sha256": "ca8c977efec1919974fb3a0d764fa29e1c1909b1e277976ac751df3917d01c38"
  },
  {
   "file": "mpw-001_VIM_tile_D5.png",
   "row": 3,
   "col": 4,
   "frame": "D5",
   "x": 30304,
   "y": 32328,
   "w": 7576,
   "h": 10776,
   "slot": "024",
   "project": "Caravel_Fault_SPM",
   "bytes": 1311275,
   "sha256": "d69fbc837e18c0d6d246c5742878ed1157701505077c6d78207a90d78bd7ba85"
  },
  {
   "file": "mpw-001_VIM_tile_D6.png",
   "row": 3,
   "col": 5,
   "frame": "D6",
   "x": 37880,
   "y": 32328,
   "w": 7576,
   "h": 10776,
   "slot": "025",
   "project": "caravel_skywater130_decr",
   "bytes": 2523942,
   "sha256": "1b742e6ffd8691d7679f72b64e3da01cc14eccd60233f8f331407a686d18e5b9"
  },
  {
   "file": "mpw-001_VIM_tile_D7.png",
   "row": 3,
   "col": 6,
   "frame": "D7",
   "x": 45456,
   "y": 32328,
   "w": 7976,
   "h": 10776,
   "slot": "026",
   "project": "microwatt-caravel",
   "bytes": 4415798,
   "sha256": "4700f7c066f4b8ad69ad30b63f8e0350bdf40f32f13929d06ac41851940b0836"
  },
  {
   "file": "mpw-001_VIM_tile_E1.png",
   "row": 4,
   "col": 0,
   "frame": "E1",
   "x": 0,
   "y": 43104,
   "w": 7576,
   "h": 10776,
   "slot": "027",
   "project": "caravel_mram",
   "bytes": 1339741,
   "sha256": "baa8fad205988d754769f59bf13ad457b77dbcba724f6161e6f320afb193b900"
  },
  {
   "file": "mpw-001_VIM_tile_E2.png",
   "row": 4,
   "col": 1,
   "frame": "E2",
   "x": 7576,
   "y": 43104,
   "w": 7576,
   "h": 10776,
   "slot": "028",
   "project": "Caravel_EL2_SoC",
   "bytes": 3415270,
   "sha256": "91c3f555805168d2e841ac7f6715269129fc8e462dd77fa7aa4292c7f301faac"
  },
  {
   "file": "mpw-001_VIM_tile_E3.png",
   "row": 4,
   "col": 2,
   "frame": "E3",
   "x": 15152,
   "y": 43104,
   "w": 7576,
   "h": 10776,
   "slot": "029",
   "project": "caravel_aes",
   "bytes": 1672464,
   "sha256": "fe6b8a524b02c095eb6d6fe734177e171501391cdb40e764589c251043b4eb7a"
  },
  {
   "file": "mpw-001_VIM_tile_E4.png",
   "row": 4,
   "col": 3,
   "frame": "E4",
   "x": 22728,
   "y": 43104,
   "w": 7576,
   "h": 10776,
   "slot": "030",
   "project": "Caravel-OpenFPGA-EF",
   "bytes": 1802096,
   "sha256": "9517f9bf6fde814b236aeeaacbc84f411287dd6fb87f80d31737235ca832ab3c"
  },
  {
   "file": "mpw-001_VIM_tile_E5.png",
   "row": 4,
   "col": 4,
   "frame": "E5",
   "x": 30304,
   "y": 43104,
   "w": 7576,
   "h": 10776,
   "slot": "031",
   "project": "Caravel_Chameleon_SoC",
   "bytes": 3473471,
   "sha256": "258bde808cfffa355a5c36c17adcee0aecb709850f3dafa9ec5c316bb0a68430"
  },
  {
   "file": "mpw-001_VIM_tile_E6.png",
   "row": 4,
   "col": 5,
   "frame": "E6",
   "x": 37880,
   "y": 43104,
   "w": 7576,
   "h": 10776,
   "slot": "032",
   "project": "Caravel_N5_SoC",
   "bytes": 3394414,
   "sha256": "691e37b81da1d55e81932eb68b7785c712e0d8fec2c32a3df5771968d521f41a"
  },
  {
   "file": "mpw-001_VIM_tile_E7.png",
   "row": 4,
   "col": 6,
   "frame": "E7",
   "x": 45456,
   "y": 43104,
   "w": 7976,
   "h": 10776,
   "slot": "033",
   "project": "caravel_linsorter",
   "bytes": 2644934,
   "sha256": "481177ae80f90474854e0eb7564ecac61f502add6c952359e4482fb4816b55d4"
  },
  {
   "file": "mpw-001_VIM_tile_F1.png",
   "row": 5,
   "col": 0,
   "frame": "F1",
   "x": 0,
   "y": 53880,
   "w": 7576,
   "h": 11176,
   "slot": "034",
   "project": "caravel_fpga250",
   "bytes": 2836374,
   "sha256": "f11f4683b6e21c9276d49d7f051a5493f4c3d60fc3f14ebbe2bcdffc71c504cf"
  },
  {
   "file": "mpw-001_VIM_tile_F2.png",
   "row": 5,
   "col": 1,
   "frame": "F2",
   "x": 7576,
   "y": 53880,
   "w": 7576,
   "h": 11176,
   "slot": "035",
   "project": "crypto-accelerator-build",
   "bytes": 1827033,
   "sha256": "d9777b7f3f6cc9b372a20fc854c7feb586443e613bc2b2f39651f53f15b64964"
  },
  {
   "file": "mpw-001_VIM_tile_F3.png",
   "row": 5,
   "col": 2,
   "frame": "F3",
   "x": 15152,
   "y": 53880,
   "w": 7576,
   "h": 11176,
   "slot": "036",
   "project": "Caravel-QLSOFA-HD",
   "bytes": 1273358,
   "sha256": "52e66094543e8b9f98410bc9d2812fd98622ce865f6552c98d8d9f948e767545"
  },
  {
   "file": "mpw-001_VIM_tile_F4.png",
   "row": 5,
   "col": 3,
   "frame": "F4",
   "x": 22728,
   "y": 53880,
   "w": 7576,
   "h": 11176,
   "slot": "037",
   "project": "G_Skywater130nm_1stTO",
   "bytes": 1279051,
   "sha256": "b36e2f05f273e1d7200f70b46f38f3383af9de7defad0eab09a44899575511b6"
  },
  {
   "file": "mpw-001_VIM_tile_F5.png",
   "row": 5,
   "col": 4,
   "frame": "F5",
   "x": 30304,
   "y": 53880,
   "w": 7576,
   "h": 11176,
   "slot": "038",
   "project": "caravel_DSP48_DAC",
   "bytes": 1419971,
   "sha256": "20d0db98952904d830843391ef170093e1ce02c5497c1a8a0ecf204b6d0b6ea9"
  },
  {
   "file": "mpw-001_VIM_tile_F6.png",
   "row": 5,
   "col": 5,
   "frame": "F6",
   "x": 37880,
   "y": 53880,
   "w": 7576,
   "h": 11176,
   "slot": "039",
   "project": "Caravel-SOFA-CHD",
   "bytes": 1273358,
   "sha256": "52e66094543e8b9f98410bc9d2812fd98622ce865f6552c98d8d9f948e767545"
  },
  {
   "file": "mpw-001_VIM_tile_F7.png",
   "row": 5,
   "col": 6,
   "frame": "F7",
   "x": 45456,
   "y": 53880,
   "w": 7976,
   "h": 11176,
   "slot": "040",
   "project": "caravel_riscv_osu",
   "bytes": 1691038,
   "sha256": "cf4b09bc52a28454188188668ae39c4a9731b904fa421b918dd21e621401566b"
  }
 ],
 "sha256": {
  "png": "20db6f7ab2d87da82ba0a7f97f008a2b3143748e61eff79f9e4d4fc72682395c",
  "filtered_stream": "ede2db84e2b93848c92a378dca083907e3d28ef286303d7b076abac5fcfdc465",
  "pixels": "4c273a5453e2754d5033b0bcebfa1fee26e44b5cf03a4984b2964fce546662f0"
 }
}