{
 "image": "mpw-001_VIM2_reticle.png",
 "width": 53432,
 "height": 65056,
 "bit_depth": 8,
 "color_type": 0,
 "grid": {
  "rows": 6,
  "cols": 7,
  "die_w": 7176,
  "die_h": 10376,
  "gap": 400
 },
 "filter": {
  "rows": "up",
  "first_row_of_each_tile": "none"
 },
 "zlib": {
  "level": 9,
  "wbits": 15,
  "memlevel": 9,
  "strategy": 0,
  "idat_chunk_limit": 1048576
 },
 "rebuild_with": "reconstruct_reticle.py",
 "tiles": [
  {
   "file": "mpw-001_VIM2_tile_A1.png",
   "row": 0,
   "col": 0,
   "frame": "A1",
   "x": 0,
   "y": 0,
   "w": 7576,
   "h": 10776,
   "slot": "001",
   "project": "Caravel_Plus",
   "bytes": 1146904,
   "sha256": "1587573c577bb4b72ff0c091ce12638f2da14ca4f0d84901907d864ec426c606"
  },
  {
   "file": "mpw-001_VIM2_tile_A2.png",
   "row": 0,
   "col": 1,
   "frame": "A2",
   "x": 7576,
   "y": 0,
   "w": 7576,
   "h": 10776,
   "slot": "002",
   "project": "caravel_vdp_lite",
   "bytes": 523647,
   "sha256": "9ef391d4d8859d19ec9adaf1a0d540ee503f3aa7944f09aa9cefec1578807a4f"
  },
  {
   "file": "mpw-001_VIM2_tile_A3.png",
   "row": 0,
   "col": 2,
   "frame": "A3",
   "x": 15152,
   "y": 0,
   "w": 7576,
   "h": 10776,
   "slot": "003",
   "project": "caravel-softshell",
   "bytes": 908000,
   "sha256": "218d3208b4c034bda7f2db75b5194d86a182cf070874470d407fe47ed18d855d"
  },
  {
   "file": "mpw-001_VIM2_tile_A4.png",
   "row": 0,
   "col": 3,
   "frame": "A4",
   "x": 22728,
   "y": 0,
   "w": 7576,
   "h": 10776,
   "slot": "004",
   "project": "caravel_UNCC_MPW_1",
   "bytes": 483959,
   "sha256": "cfc4b8e524cb01aec7b6e0f92893f36604a7799d0e9f38fc574ffeb6ad6bd53f"
  },
  {
   "file": "mpw-001_VIM2_tile_A5.png",
   "row": 0,
   "col": 4,
   "frame": "A5",
   "x": 30304,
   "y": 0,
   "w": 7576,
   "h": 10776,
   "slot": "005",
   "project": "caravel_sha3_256_crypto_",
   "bytes": 1040296,
   "sha256": "f7e875e6798458cad6d9f67dc3c0c2d544bd56e27358132efe471404864b9ff2"
  },
  {
   "file": "mpw-001_VIM2_tile_A6.png",
   "row": 0,
   "col": 5,
   "frame": "A6",
   "x": 37880,
   "y": 0,
   "w": 7576,
   "h": 10776,
   "slot": "006",
   "project": "caravel_spectrometer",
   "bytes": 667052,
   "sha256": "ec0ee31123aef6069947281754195fe3f66f8e51497963f550a5639bac0062bd"
  },
  {
   "file": "mpw-001_VIM2_tile_A7.png",
   "row": 0,
   "col": 6,
   "frame": "A7",
   "x": 45456,
   "y": 0,
   "w": 7976,
   "h": 10776,
   "slot": null,
   "project": null,
   "bytes": 106769,
   "sha256": "56c5b78f9b86a53fdb64304acc12fba53d045b0526cc20ac1552594029f8a19a"
  },
  {
   "file": "mpw-001_VIM2_tile_B1.png",
   "row": 1,
   "col": 0,
   "frame": "B1",
   "x": 0,
   "y": 10776,
   "w": 7576,
   "h": 10776,
   "slot": "007",
   "project": "caravel_ibtida_soc",
   "bytes": 585811,
   "sha256": "e267ca5cb576e5312c596a86d2f8dbbd51be9596c7645e2fe4e70b984774d6f9"
  },
  {
   "file": "mpw-001_VIM2_tile_B2.png",
   "row": 1,
   "col": 1,
   "frame": "B2",
   "x": 7576,
   "y": 10776,
   "w": 7576,
   "h": 10776,
   "slot": "008",
   "project": "caravel-hs32core",
   "bytes": 620279,
   "sha256": "19950317c514408e278534f9374178a0e0e8354758e245e4d9b171c8d54a387f"
  },
  {
   "file": "mpw-001_VIM2_tile_B3.png",
   "row": 1,
   "col": 2,
   "frame": "B3",
   "x": 15152,
   "y": 10776,
   "w": 7576,
   "h": 10776,
   "slot": "009",
   "project": "caravel_astria_testchip",
   "bytes": 559899,
   "sha256": "527b76a253b5ee3d43a18b627742a513a8a5fc3549d62938c24dc894d0ada431"
  },
  {
   "file": "mpw-001_VIM2_tile_B4.png",
   "row": 1,
   "col": 3,
   "frame": "B4",
   "x": 22728,
   "y": 10776,
   "w": 7576,
   "h": 10776,
   "slot": "010",
   "project": "caravel_pyfive",
   "bytes": 547636,
   "sha256": "7c5597627c1b1300115fcac3adc62da43e7a39b5dc92b1e549f4c522b66659f4"
  },
  {
   "file": "mpw-001_VIM2_tile_B5.png",
   "row": 1,
   "col": 4,
   "frame": "B5",
   "x": 30304,
   "y": 10776,
   "w": 7576,
   "h": 10776,
   "slot": "011",
   "project": "caravel_fasoc",
   "bytes": 767296,
   "sha256": "44264e328236b3485d8aa95dbe6e4b5e2bc86927943bc17fdfce3ddb57727a31"
  },
  {
   "file": "mpw-001_VIM2_tile_B6.png",
   "row": 1,
   "col": 5,
   "frame": "B6",
   "x": 37880,
   "y": 10776,
   "w": 7576,
   "h": 10776,
   "slot": "012",
   "project": "caravel-mph",
   "bytes": 509766,
   "sha256": "c168bfed72678b13d990090a185e0f2bea0541e69c6f42a2a16d20da41f85538"
  },
  {
   "file": "mpw-001_VIM2_tile_B7.png",
   "row": 1,
   "col": 6,
   "frame": "B7",
   "x": 45456,
   "y": 10776,
   "w": 7976,
   "h": 10776,
   "slot": "013",
   "project": "caravel_rapcores",
   "bytes": 558334,
   "sha256": "ac5c2e18befa654ed31d2fd8a4922a8270802e9ad6f07151aa3f1c36316c84f9"
  },
  {
   "file": "mpw-001_VIM2_tile_C1.png",
   "row": 2,
   "col": 0,
   "frame": "C1",
   "x": 0,
   "y": 21552,
   "w": 7576,
   "h": 10776,
   "slot": "014",
   "project": "MorphleLogic",
   "bytes": 558282,
   "sha256": "b4861c7e93dcf3d31d1f5c50bac97e030562bb167619777e2802f2e940f56d67"
  },
  {
   "file": "mpw-001_VIM2_tile_C2.png",
   "row": 2,
   "col": 1,
   "frame": "C2",
   "x": 7576,
   "y": 21552,
   "w": 7576,
   "h": 10776,
   "slot": "015",
   "project": "caravel_RT-PseudoRNG",
   "bytes": 549044,
   "sha256": "5829ae49f5f8fe141e14023f95cebfb9598035edfbe09f6f40fa5b29bc711ac7"
  },
  {
   "file": "mpw-001_VIM2_tile_C3.png",
   "row": 2,
   "col": 2,
   "frame": "C3",
   "x": 15152,
   "y": 21552,
   "w": 7576,
   "h": 10776,
   "slot": "016",
   "project": "caravel_amsat_txrx_ic",
   "bytes": 485052,
   "sha256": "78a8d90f309c270410aa660ac0896081335e83be9ede5318feafcf4ca552bf9f"
  },
  {
   "file": "mpw-001_VIM2_tile_C4.png",
   "row": 2,
   "col": 3,
   "frame": "C4",
   "x": 22728,
   "y": 21552,
   "w": 7576,
   "h": 10776,
   "slot": "017",
   "project": "Caravel-SOFA-HD",
   "bytes": 1020819,
   "sha256": "3ad31c5423e8256f71af8bd203a31cdc04d3245a8afda35e1be45c1894de43f3"
  },
  {
   "file": "mpw-001_VIM2_tile_C5.png",
   "row": 2,
   "col": 4,
   "frame": "C5",
   "x": 30304,
   "y": 21552,
   "w": 7576,
   "h": 10776,
   "slot": null,
   "project": null,
   "bytes": 102728,
   "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650"
  },
  {
   "file": "mpw-001_VIM2_tile_C6.png",
   "row": 2,
   "col": 5,
   "frame": "C6",
   "x": 37880,
   "y": 21552,
   "w": 7576,
   "h": 10776,
   "slot": "018",
   "project": "caravel_Ghazi_SoC",
   "bytes": 692438,
   "sha256": "ace32676d804cd8a1b9354bd09cc9b03c3facf357b086021938c2c995becd60e"
  },
  {
   "file": "mpw-001_VIM2_tile_C7.png",
   "row": 2,
   "col": 6,
   "frame": "C7",
   "x": 45456,
   "y": 21552,
   "w": 7976,
   "h": 10776,
   "slot": "019",
   "project": "caravel_fulgor_opamp",
   "bytes": 508382,
   "sha256": "b5acc2aa455ec116a59409f0911fc72634f82782fa7c7528e66c1f7e564c18ae"
  },
  {
   "file": "mpw-001_VIM2_tile_D1.png",
   "row": 3,
   "col": 0,
   "frame": "D1",
   "x": 0,
   "y": 32328,
   "w": 7576,
   "h": 10776,
   "slot": "020",
   "project": "q-rib",
   "bytes": 540260,
   "sha256": "3b3ddbbf678ad83159fdfc70618a891c43df561bb6a1acbff45d76c959401282"
  },
  {
   "file": "mpw-001_VIM2_tile_D2.png",
   "row": 3,
   "col": 1,
   "frame": "D2",
   "x": 7576,
   "y": 32328,
   "w": 7576,
   "h": 10776,
   "slot": "021",
   "project": "caravel_fwpayload",
   "bytes": 604570,
   "sha256": "fbe374a35fc36fc1397009756161b98fd97150dd6c0cf1a0c0f79fb55677dc22"
  },
  {
   "file": "mpw-001_VIM2_tile_D3.png",
   "row": 3,
   "col": 2,
   "frame": "D3",
   "x": 15152,
   "y": 32328,
   "w": 7576,
   "h": 10776,
   "slot": "022",
   "project": "caravel_OpenTDC",
   "bytes": 617985,
   "sha256": "83030e96e1eebde5c4e96fb3a83acdbdce47aaf7fa96a80380e62bd52e9b4bde"
  },
  {
   "file": "mpw-001_VIM2_tile_D4.png",
   "row": 3,
   "col": 3,
   "frame": "D4",
   "x": 22728,
   "y": 32328,
   "w": 7576,
   "h": 10776,
   "slot": "023",
   "project": "caravel_analog_rf",
   "bytes": 308816,
   "sha256": "f075a38a990e863869d975218a002dc2f118fa6db5f8e666e6e1664640ca3527"
  },
  {
   "file": "mpw-001_VIM2_tile_D5.png",
   "row": 3,
   "col": 4,
   "frame": "D5",
   "x": 30304,
   "y": 32328,
   "w": 7576,
   "h": 10776,
   "slot": "024",
   "project": "Caravel_Fault_SPM",
   "bytes": 481873,
   "sha256": "3b4343a070d2798a3caef648785f31330a29ba4d0ca7740c374f5c95f93e06cb"
  },
  {
   "file": "mpw-001_VIM2_tile_D6.png",
   "row": 3,
   "col": 5,
   "frame": "D6",
   "x": 37880,
   "y": 32328,
   "w": 7576,
   "h": 10776,
   "slot": "025",
   "project": "caravel_skywater130_decr",
   "bytes": 833359,
   "sha256": "c17d22ac391d5a8afb84c1d17da20e8d00fe67f7e58a2f689fbde492a43dd1ac"
  },
  {
   "file": "mpw-001_VIM2_tile_D7.png",
   "row": 3,
   "col": 6,
   "frame": "D7",
   "x": 45456,
   "y": 32328,
   "w": 7976,
   "h": 10776,
   "slot": "026",
   "project": "microwatt-caravel",
   "bytes": 1193794,
   "sha256": "30b171b50e7100cc299129ea500b95184fceed369e349d50726b1a2b33bffe41"
  },
  {
   "file": "mpw-001_VIM2_tile_E1.png",
   "row": 4,
   "col": 0,
   "frame": "E1",
   "x": 0,
   "y": 43104,
   "w": 7576,
   "h": 10776,
   "slot": "027",
   "project": "caravel_mram",
   "bytes": 483312,
   "sha256": "4a83e917e3b61d22997f5810292792dc7b34fb2d22588894c26e6f594d4ad269"
  },
  {
   "file": "mpw-001_VIM2_tile_E2.png",
   "row": 4,
   "col": 1,
   "frame": "E2",
   "x": 7576,
   "y": 43104,
   "w": 7576,
   "h": 10776,
   "slot": "028",
   "project": "Caravel_EL2_SoC",
   "bytes": 977887,
   "sha256": "c17ff19e903437d22ddd829a07b946a9898d1dd1855888abeffc2465f2aa07e2"
  },
  {
   "file": "mpw-001_VIM2_tile_E3.png",
   "row": 4,
   "col": 2,
   "frame": "E3",
   "x": 15152,
   "y": 43104,
   "w": 7576,
   "h": 10776,
   "slot": "029",
   "project": "caravel_aes",
   "bytes": 608708,
   "sha256": "0bf487e83a4a36b78eaf7f63dcd8a8414ce9efdf01a12fafa57ef10fe27d38c5"
  },
  {
   "file": "mpw-001_VIM2_tile_E4.png",
   "row": 4,
   "col": 3,
   "frame": "E4",
   "x": 22728,
   "y": 43104,
   "w": 7576,
   "h": 10776,
   "slot": "030",
   "project": "Caravel-OpenFPGA-EF",
   "bytes": 747627,
   "sha256": "763f415aae332406d5dc90371531ce409761109671834e441931189e86ba4756"
  },
  {
   "file": "mpw-001_VIM2_tile_E5.png",
   "row": 4,
   "col": 4,
   "frame": "E5",
   "x": 30304,
   "y": 43104,
   "w": 7576,
   "h": 10776,
   "slot": "031",
   "project": "Caravel_Chameleon_SoC",
   "bytes": 932191,
   "sha256": "da43e1e90fcf7f3fc28e19570cd4aa335112ae065f0ee5a36f5a3abb46531950"
  },
  {
   "file": "mpw-001_VIM2_tile_E6.png",
   "row": 4,
   "col": 5,
   "frame": "E6",
   "x": 37880,
   "y": 43104,
   "w": 7576,
   "h": 10776,
   "slot": "032",
   "project": "Caravel_N5_SoC",
   "bytes": 962022,
   "sha256": "45c3a4571104e07fc81c1ac030c55f39a6b175f1eee77b83189535ad92ee8b9d"
  },
  {
   "file": "mpw-001_VIM2_tile_E7.png",
   "row": 4,
   "col": 6,
   "frame": "E7",
   "x": 45456,
   "y": 43104,
   "w": 7976,
   "h": 10776,
   "slot": "033",
   "project": "caravel_linsorter",
   "bytes": 592548,
   "sha256": "3bcadf0a300049133847bf7aebb3c527952577d7d4744896a6a67b56b9e74fbf"
  },
  {
   "file": "mpw-001_VIM2_tile_F1.png",
   "row": 5,
   "col": 0,
   "frame": "F1",
   "x": 0,
   "y": 53880,
   "w": 7576,
   "h": 11176,
   "slot": "034",
   "project": "caravel_fpga250",
   "bytes": 906629,
   "sha256": "9328a527a65db6e7f6e5cb5cc85f143fe70ed973e0df68748d4d0211101cb090"
  },
  {
   "file": "mpw-001_VIM2_tile_F2.png",
   "row": 5,
   "col": 1,
   "frame": "F2",
   "x": 7576,
   "y": 53880,
   "w": 7576,
   "h": 11176,
   "slot": "035",
   "project": "crypto-accelerator-build",
   "bytes": 575535,
   "sha256": "f622b3459dfff74d412298674ca8b25a58a160db1c45318db4b58ff65b6e34da"
  },
  {
   "file": "mpw-001_VIM2_tile_F3.png",
   "row": 5,
   "col": 2,
   "frame": "F3",
   "x": 15152,
   "y": 53880,
   "w": 7576,
   "h": 11176,
   "slot": "036",
   "project": "Caravel-QLSOFA-HD",
   "bytes": 916229,
   "sha256": "92c6b723d8ee98e95b0dc61381da93ad70e62a15b5b70f4c7927f958fef088da"
  },
  {
   "file": "mpw-001_VIM2_tile_F4.png",
   "row": 5,
   "col": 3,
   "frame": "F4",
   "x": 22728,
   "y": 53880,
   "w": 7576,
   "h": 11176,
   "slot": "037",
   "project": "G_Skywater130nm_1stTO",
   "bytes": 484083,
   "sha256": "b1f023cedf795dd15f58f5223ea9a4be6be41c8456451994a93d333ddfa62b7f"
  },
  {
   "file": "mpw-001_VIM2_tile_F5.png",
   "row": 5,
   "col": 4,
   "frame": "F5",
   "x": 30304,
   "y": 53880,
   "w": 7576,
   "h": 11176,
   "slot": "038",
   "project": "caravel_DSP48_DAC",
   "bytes": 553913,
   "sha256": "dbc18796a8fc01592ac387399ba935482f2001054a41917632f9cf2a2b660571"
  },
  {
   "file": "mpw-001_VIM2_tile_F6.png",
   "row": 5,
   "col": 5,
   "frame": "F6",
   "x": 37880,
   "y": 53880,
   "w": 7576,
   "h": 11176,
   "slot": "039",
   "project": "Caravel-SOFA-CHD",
   "bytes": 1144443,
   "sha256": "5663471700476612d93fdb4d0b751b4fd99f02c32f8fca42aa3d0010a0d82f13"
  },
  {
   "file": "mpw-001_VIM2_tile_F7.png",
   "row": 5,
   "col": 6,
   "frame": "F7",
   "x": 45456,
   "y": 53880,
   "w": 7976,
   "h": 11176,
   "slot": "040",
   "project": "caravel_riscv_osu",
   "bytes": 584217,
   "sha256": "9afd23654de33fc785a74c53426fd113e52a8386e81f69fe89830277298d7840"
  }
 ],
 "sha256": {
  "png": "0a22a4373d5daf9e42fb0e67f1b59c9487be3e514f4076f81eb568b1f4ae799d",
  "filtered_stream": "a507f62bae567c71ced78153cc6fcd5a9b1ba4a83727ede2ff385477fb89cd1d",
  "pixels": "76619358f7a9a78197ad71aab9c5afcddb2ac7d141c402361043e447a008d767"
 }
}
