{ "image": "mpw-003_URPM_reticle.png", "width": 53432, "height": 65056, "bit_depth": 8, "color_type": 0, "grid": { "rows": 6, "cols": 7, "die_w": 7176, "die_h": 10376, "gap": 400 }, "filter": { "rows": "up", "first_row_of_each_tile": "none" }, "zlib": { "level": 9, "wbits": 15, "memlevel": 9, "strategy": 0, "idat_chunk_limit": 1048576 }, "rebuild_with": "reconstruct_reticle.py", "tiles": [ { "file": "mpw-003_URPM_tile_A1.png", "row": 0, "col": 0, "frame": "A1", "x": 0, "y": 0, "w": 7576, "h": 10776, "slot": "001", "project": "stdcelllib", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_A2.png", "row": 0, "col": 1, "frame": "A2", "x": 7576, "y": 0, "w": 7576, "h": 10776, "slot": "002", "project": "1v8_ldo_design_in_skywaters_130nm", "bytes": 103222, "sha256": "8334906ed98567422d011d74b52e6d0d431019ad54045d33a376b40e56ad4c46" }, { "file": "mpw-003_URPM_tile_A3.png", "row": 0, "col": 2, "frame": "A3", "x": 15152, "y": 0, "w": 7576, "h": 10776, "slot": "003", "project": "openram_test", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_A4.png", "row": 0, "col": 3, "frame": "A4", "x": 22728, "y": 0, "w": 7576, "h": 10776, "slot": "004", "project": "zero_to_asic_course_group_submission_mpw3", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_A5.png", "row": 0, "col": 4, "frame": "A5", "x": 30304, "y": 0, "w": 7576, "h": 10776, "slot": "005", "project": "crypto_accelerator_v2", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_A6.png", "row": 0, "col": 5, "frame": "A6", "x": 37880, "y": 0, "w": 7576, "h": 10776, "slot": "006", "project": "picorf0", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_A7.png", "row": 0, "col": 6, "frame": "A7", "x": 45456, "y": 0, "w": 7976, "h": 10776, "slot": null, "project": null, "bytes": 106769, "sha256": "56c5b78f9b86a53fdb64304acc12fba53d045b0526cc20ac1552594029f8a19a" }, { "file": "mpw-003_URPM_tile_B1.png", "row": 1, "col": 0, "frame": "B1", "x": 0, "y": 10776, "w": 7576, "h": 10776, "slot": "007", "project": "randsack", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_B2.png", "row": 1, "col": 1, "frame": "B2", "x": 7576, "y": 10776, "w": 7576, "h": 10776, "slot": "008", "project": "yonga-100m_ethernet", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_B3.png", "row": 1, "col": 2, "frame": "B3", "x": 15152, "y": 10776, "w": 7576, "h": 10776, "slot": "009", "project": "approximate_multiplier", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_B4.png", "row": 1, "col": 3, "frame": "B4", "x": 22728, "y": 10776, "w": 7576, "h": 10776, "slot": "010", "project": "vsd", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_B5.png", "row": 1, "col": 4, "frame": "B5", "x": 30304, "y": 10776, "w": 7576, "h": 10776, "slot": "011", "project": "asic_key_value_store", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_B6.png", "row": 1, "col": 5, "frame": "B6", "x": 37880, "y": 10776, "w": 7576, "h": 10776, "slot": "012", "project": "mbist_controller", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_B7.png", "row": 1, "col": 6, "frame": "B7", "x": 45456, "y": 10776, "w": 7976, "h": 10776, "slot": "013", "project": "riscduino", "bytes": 106946, "sha256": "24fc4f09b4bd28cada855bff8a84875c9d42464781d49f18223fedf9c060cb09" }, { "file": "mpw-003_URPM_tile_C1.png", "row": 2, "col": 0, "frame": "C1", "x": 0, "y": 21552, "w": 7576, "h": 10776, "slot": "014", "project": "caravel_peripheral_extender", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_C2.png", "row": 2, "col": 1, "frame": "C2", "x": 7576, "y": 21552, "w": 7576, "h": 10776, "slot": "015", "project": "ucsc_openram_test_chip_v2", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_C3.png", "row": 2, "col": 2, "frame": "C3", "x": 15152, "y": 21552, "w": 7576, "h": 10776, "slot": "016", "project": "class-d_audio_amplifier", "bytes": 103364, "sha256": "97c1d7011374b14fd29c96589dc1122d0f58cba711cdcf5124490c56b2e2c8a5" }, { "file": "mpw-003_URPM_tile_C4.png", "row": 2, "col": 3, "frame": "C4", "x": 22728, "y": 21552, "w": 7576, "h": 10776, "slot": "017", "project": "efabless_processor", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_C5.png", "row": 2, "col": 4, "frame": "C5", "x": 30304, "y": 21552, "w": 7576, "h": 10776, "slot": null, "project": null, "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-003_URPM_tile_C6.png", "row": 2, "col": 5, "frame": "C6", "x": 37880, "y": 21552, "w": 7576, "h": 10776, "slot": "018", "project": "tooltest", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_C7.png", "row": 2, "col": 6, "frame": "C7", "x": 45456, "y": 21552, "w": 7976, "h": 10776, "slot": "019", "project": "comparator_and_mixed_signal_test", "bytes": 107108, "sha256": "361b2ce30cbe22280bdb72c7fdbf7858b8fd57ad99819ede226acd44fee27b6c" }, { "file": "mpw-003_URPM_tile_D1.png", "row": 3, "col": 0, "frame": "D1", "x": 0, "y": 32328, "w": 7576, "h": 10776, "slot": "020", "project": "current_starved_voltage_controlled_oscillator", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_D2.png", "row": 3, "col": 1, "frame": "D2", "x": 7576, "y": 32328, "w": 7576, "h": 10776, "slot": "021", "project": "two_stage_cmos_operational_amplifier", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_D3.png", "row": 3, "col": 2, "frame": "D3", "x": 15152, "y": 32328, "w": 7576, "h": 10776, "slot": "022", "project": "sziklai_pair_amplifier", "bytes": 103411, "sha256": "1fcf7f4a2ce28b69ff82eae3f6f642686d066ff56b557a40b5fcbb52fb4332eb" }, { "file": "mpw-003_URPM_tile_D4.png", "row": 3, "col": 3, "frame": "D4", "x": 22728, "y": 32328, "w": 7576, "h": 10776, "slot": "023", "project": "two_stage_cmos_opamp_with_frequency_compensation", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_D5.png", "row": 3, "col": 4, "frame": "D5", "x": 30304, "y": 32328, "w": 7576, "h": 10776, "slot": "024", "project": "pre-trained_neural_network_for_mnist", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_D6.png", "row": 3, "col": 5, "frame": "D6", "x": 37880, "y": 32328, "w": 7576, "h": 10776, "slot": "025", "project": "rotfpga", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_D7.png", "row": 3, "col": 6, "frame": "D7", "x": 45456, "y": 32328, "w": 7976, "h": 10776, "slot": "026", "project": "treepram", "bytes": 106946, "sha256": "24fc4f09b4bd28cada855bff8a84875c9d42464781d49f18223fedf9c060cb09" }, { "file": "mpw-003_URPM_tile_E1.png", "row": 4, "col": 0, "frame": "E1", "x": 0, "y": 43104, "w": 7576, "h": 10776, "slot": "027", "project": "treepram-red", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_E2.png", "row": 4, "col": 1, "frame": "E2", "x": 7576, "y": 43104, "w": 7576, "h": 10776, "slot": "028", "project": "caravel_jacaranda-8", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_E3.png", "row": 4, "col": 2, "frame": "E3", "x": 15152, "y": 43104, "w": 7576, "h": 10776, "slot": "029", "project": "sudoku_accelerator", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_E4.png", "row": 4, "col": 3, "frame": "E4", "x": 22728, "y": 43104, "w": 7576, "h": 10776, "slot": "030", "project": "fixed2float_converter", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_E5.png", "row": 4, "col": 4, "frame": "E5", "x": 30304, "y": 43104, "w": 7576, "h": 10776, "slot": "031", "project": "high_speed_adder", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_E6.png", "row": 4, "col": 5, "frame": "E6", "x": 37880, "y": 43104, "w": 7576, "h": 10776, "slot": "032", "project": "my_proj", "bytes": 102890, "sha256": "ec7014608b651572d2bb9f21d4f0969ce994d0f8f3e0c0a2b1a9c4e2f4cee026" }, { "file": "mpw-003_URPM_tile_E7.png", "row": 4, "col": 6, "frame": "E7", "x": 45456, "y": 43104, "w": 7976, "h": 10776, "slot": "033", "project": "pwm_test", "bytes": 106946, "sha256": "24fc4f09b4bd28cada855bff8a84875c9d42464781d49f18223fedf9c060cb09" }, { "file": "mpw-003_URPM_tile_F1.png", "row": 5, "col": 0, "frame": "F1", "x": 0, "y": 53880, "w": 7576, "h": 11176, "slot": "034", "project": "elpis-light-mpw3", "bytes": 106724, "sha256": "3519556765611d90ce00475d414ac90855795d869e456031d86492340d3de707" }, { "file": "mpw-003_URPM_tile_F2.png", "row": 5, "col": 1, "frame": "F2", "x": 7576, "y": 53880, "w": 7576, "h": 11176, "slot": "035", "project": "vsdbabysoc", "bytes": 106724, "sha256": "3519556765611d90ce00475d414ac90855795d869e456031d86492340d3de707" }, { "file": "mpw-003_URPM_tile_F3.png", "row": 5, "col": 2, "frame": "F3", "x": 15152, "y": 53880, "w": 7576, "h": 11176, "slot": "036", "project": "vsdmemsoc", "bytes": 106724, "sha256": "3519556765611d90ce00475d414ac90855795d869e456031d86492340d3de707" }, { "file": "mpw-003_URPM_tile_F4.png", "row": 5, "col": 3, "frame": "F4", "x": 22728, "y": 53880, "w": 7576, "h": 11176, "slot": "037", "project": "caravel_sram_test", "bytes": 106724, "sha256": "3519556765611d90ce00475d414ac90855795d869e456031d86492340d3de707" }, { "file": "mpw-003_URPM_tile_F5.png", "row": 5, "col": 4, "frame": "F5", "x": 30304, "y": 53880, "w": 7576, "h": 11176, "slot": "038", "project": "8-bit_sar-adc_with_offset_calibration", "bytes": 106724, "sha256": "3519556765611d90ce00475d414ac90855795d869e456031d86492340d3de707" }, { "file": "mpw-003_URPM_tile_F6.png", "row": 5, "col": 5, "frame": "F6", "x": 37880, "y": 53880, "w": 7576, "h": 11176, "slot": "039", "project": "caravel_hyperram_driver_and_openram", "bytes": 106724, "sha256": "3519556765611d90ce00475d414ac90855795d869e456031d86492340d3de707" }, { "file": "mpw-003_URPM_tile_F7.png", "row": 5, "col": 6, "frame": "F7", "x": 45456, "y": 53880, "w": 7976, "h": 11176, "slot": "040", "project": "caravel", "bytes": 110896, "sha256": "f4003129e59f6711282296e4e6ff16c7a66ed7d6da5e53cd32fc7a676a5b7686" } ], "sha256": { "png": "751e5922102d2a4186b1873b0947c41a5025aefa9402c696e1ebe865ead75e02", "filtered_stream": "1950fc4024613f1369fdb4d2a823e35502bba9073ae334afa13cc585705b45fc", "pixels": "fc0b570b1b1218535fe438fcdcad9c769f69f09dcbcc4df42d7fb5e88c578516" } }