{ "image": "mpw-006_TUNM_reticle.png", "width": 53432, "height": 65056, "bit_depth": 8, "color_type": 0, "grid": { "rows": 6, "cols": 7, "die_w": 7176, "die_h": 10376, "gap": 400 }, "filter": { "rows": "up", "first_row_of_each_tile": "none" }, "zlib": { "level": 9, "wbits": 15, "memlevel": 9, "strategy": 0, "idat_chunk_limit": 1048576 }, "rebuild_with": "reconstruct_reticle.py", "tiles": [ { "file": "mpw-006_TUNM_tile_A1.png", "row": 0, "col": 0, "frame": "A1", "x": 0, "y": 0, "w": 7576, "h": 10776, "slot": "001", "project": "free_and_open_source_silicon_implementation_of_aes", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_A2.png", "row": 0, "col": 1, "frame": "A2", "x": 7576, "y": 0, "w": 7576, "h": 10776, "slot": "002", "project": "microwatt_mpw6", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_A3.png", "row": 0, "col": 2, "frame": "A3", "x": 15152, "y": 0, "w": 7576, "h": 10776, "slot": "003", "project": "hack_soc_-_mpw-6", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_A4.png", "row": 0, "col": 3, "frame": "A4", "x": 22728, "y": 0, "w": 7576, "h": 10776, "slot": "004", "project": "riscduino-dcore_d3_", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_A5.png", "row": 0, "col": 4, "frame": "A5", "x": 30304, "y": 0, "w": 7576, "h": 10776, "slot": "005", "project": "riscduino-qcore_q2_", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_A6.png", "row": 0, "col": 5, "frame": "A6", "x": 37880, "y": 0, "w": 7576, "h": 10776, "slot": "006", "project": "riscduino-score-s4-2", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_A7.png", "row": 0, "col": 6, "frame": "A7", "x": 45456, "y": 0, "w": 7976, "h": 10776, "slot": null, "project": null, "bytes": 106769, "sha256": "56c5b78f9b86a53fdb64304acc12fba53d045b0526cc20ac1552594029f8a19a" }, { "file": "mpw-006_TUNM_tile_B1.png", "row": 1, "col": 0, "frame": "B1", "x": 0, "y": 10776, "w": 7576, "h": 10776, "slot": "007", "project": "sonaronchip8", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_B2.png", "row": 1, "col": 1, "frame": "B2", "x": 7576, "y": 10776, "w": 7576, "h": 10776, "slot": "008", "project": "ft8_receiver_test", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_B3.png", "row": 1, "col": 2, "frame": "B3", "x": 15152, "y": 10776, "w": 7576, "h": 10776, "slot": "009", "project": "azadi_iii_dft", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_B4.png", "row": 1, "col": 3, "frame": "B4", "x": 22728, "y": 10776, "w": 7576, "h": 10776, "slot": "010", "project": "sramtestvehiclesequel", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_B5.png", "row": 1, "col": 4, "frame": "B5", "x": 30304, "y": 10776, "w": 7576, "h": 10776, "slot": "011", "project": "isa_16_bit_microprocessor", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_B6.png", "row": 1, "col": 5, "frame": "B6", "x": 37880, "y": 10776, "w": 7576, "h": 10776, "slot": "012", "project": "asicle-ro", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_B7.png", "row": 1, "col": 6, "frame": "B7", "x": 45456, "y": 10776, "w": 7976, "h": 10776, "slot": "013", "project": "10b_adc_and_analog_support", "bytes": 106769, "sha256": "56c5b78f9b86a53fdb64304acc12fba53d045b0526cc20ac1552594029f8a19a" }, { "file": "mpw-006_TUNM_tile_C1.png", "row": 2, "col": 0, "frame": "C1", "x": 0, "y": 21552, "w": 7576, "h": 10776, "slot": "014", "project": "yonga-modbus_controller", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_C2.png", "row": 2, "col": 1, "frame": "C2", "x": 7576, "y": 21552, "w": 7576, "h": 10776, "slot": "015", "project": "christmastreecontroller__mpw5_rerun_", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_C3.png", "row": 2, "col": 2, "frame": "C3", "x": 15152, "y": 21552, "w": 7576, "h": 10776, "slot": "016", "project": "openram_test_design", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_C4.png", "row": 2, "col": 3, "frame": "C4", "x": 22728, "y": 21552, "w": 7576, "h": 10776, "slot": "017", "project": "pwm__resubmission_from_mpw-5_", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_C5.png", "row": 2, "col": 4, "frame": "C5", "x": 30304, "y": 21552, "w": 7576, "h": 10776, "slot": null, "project": null, "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_C6.png", "row": 2, "col": 5, "frame": "C6", "x": 37880, "y": 21552, "w": 7576, "h": 10776, "slot": "018", "project": "hyperram_interface", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_C7.png", "row": 2, "col": 6, "frame": "C7", "x": 45456, "y": 21552, "w": 7976, "h": 10776, "slot": "019", "project": "adaptive_cordic-based_32-point_dct", "bytes": 106769, "sha256": "56c5b78f9b86a53fdb64304acc12fba53d045b0526cc20ac1552594029f8a19a" }, { "file": "mpw-006_TUNM_tile_D1.png", "row": 3, "col": 0, "frame": "D1", "x": 0, "y": 32328, "w": 7576, "h": 10776, "slot": "020", "project": "cmos_cascode_dynamic_comparator", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_D2.png", "row": 3, "col": 1, "frame": "D2", "x": 7576, "y": 32328, "w": 7576, "h": 10776, "slot": "021", "project": "cmos_high_speed_dynamic_comparator", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_D3.png", "row": 3, "col": 2, "frame": "D3", "x": 15152, "y": 32328, "w": 7576, "h": 10776, "slot": "022", "project": "order_prga_mpw6", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_D4.png", "row": 3, "col": 3, "frame": "D4", "x": 22728, "y": 32328, "w": 7576, "h": 10776, "slot": "023", "project": "temporal_runtime_monitoring_component", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_D5.png", "row": 3, "col": 4, "frame": "D5", "x": 30304, "y": 32328, "w": 7576, "h": 10776, "slot": "024", "project": "large_memory_micro", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_D6.png", "row": 3, "col": 5, "frame": "D6", "x": 37880, "y": 32328, "w": 7576, "h": 10776, "slot": "025", "project": "rng_chaos_scroll", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_D7.png", "row": 3, "col": 6, "frame": "D7", "x": 45456, "y": 32328, "w": 7976, "h": 10776, "slot": "026", "project": "mixed_signal_circuits_mpw6", "bytes": 106769, "sha256": "56c5b78f9b86a53fdb64304acc12fba53d045b0526cc20ac1552594029f8a19a" }, { "file": "mpw-006_TUNM_tile_E1.png", "row": 4, "col": 0, "frame": "E1", "x": 0, "y": 43104, "w": 7576, "h": 10776, "slot": "027", "project": "mixed_signal_circuits_v2", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_E2.png", "row": 4, "col": 1, "frame": "E2", "x": 7576, "y": 43104, "w": 7576, "h": 10776, "slot": "028", "project": "direct_conversion_receiver_mpw6", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_E3.png", "row": 4, "col": 2, "frame": "E3", "x": 15152, "y": 43104, "w": 7576, "h": 10776, "slot": "029", "project": "floating_point_halfprecision", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_E4.png", "row": 4, "col": 3, "frame": "E4", "x": 22728, "y": 43104, "w": 7576, "h": 10776, "slot": "030", "project": "floating_point_unit_bfloat16", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_E5.png", "row": 4, "col": 4, "frame": "E5", "x": 30304, "y": 43104, "w": 7576, "h": 10776, "slot": "031", "project": "floating_point_unit_single_precision", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_E6.png", "row": 4, "col": 5, "frame": "E6", "x": 37880, "y": 43104, "w": 7576, "h": 10776, "slot": "032", "project": "experiar_soc", "bytes": 102728, "sha256": "404d2b68827b8f64404c8d26b19179b934888b57260a33a16e25162769e85650" }, { "file": "mpw-006_TUNM_tile_E7.png", "row": 4, "col": 6, "frame": "E7", "x": 45456, "y": 43104, "w": 7976, "h": 10776, "slot": "033", "project": "my_caravel_analog_project", "bytes": 106769, "sha256": "56c5b78f9b86a53fdb64304acc12fba53d045b0526cc20ac1552594029f8a19a" }, { "file": "mpw-006_TUNM_tile_F1.png", "row": 5, "col": 0, "frame": "F1", "x": 0, "y": 53880, "w": 7576, "h": 11176, "slot": "034", "project": "efabless_mpw6_riscduino", "bytes": 106544, "sha256": "e0080bf93247638505ac8cbca0ff50d5edfb396bd4199cc28c584a06ab77ed95" }, { "file": "mpw-006_TUNM_tile_F2.png", "row": 5, "col": 1, "frame": "F2", "x": 7576, "y": 53880, "w": 7576, "h": 11176, "slot": "035", "project": "motius_pong", "bytes": 106544, "sha256": "e0080bf93247638505ac8cbca0ff50d5edfb396bd4199cc28c584a06ab77ed95" }, { "file": "mpw-006_TUNM_tile_F3.png", "row": 5, "col": 2, "frame": "F3", "x": 15152, "y": 53880, "w": 7576, "h": 11176, "slot": "036", "project": "soc_now", "bytes": 106544, "sha256": "e0080bf93247638505ac8cbca0ff50d5edfb396bd4199cc28c584a06ab77ed95" }, { "file": "mpw-006_TUNM_tile_F4.png", "row": 5, "col": 3, "frame": "F4", "x": 22728, "y": 53880, "w": 7576, "h": 11176, "slot": "037", "project": "ORDER_PRGA_MPW6_v2", "bytes": 106544, "sha256": "e0080bf93247638505ac8cbca0ff50d5edfb396bd4199cc28c584a06ab77ed95" }, { "file": "mpw-006_TUNM_tile_F5.png", "row": 5, "col": 4, "frame": "F5", "x": 30304, "y": 53880, "w": 7576, "h": 11176, "slot": "038", "project": "optimised_strong_arm_latch", "bytes": 106544, "sha256": "e0080bf93247638505ac8cbca0ff50d5edfb396bd4199cc28c584a06ab77ed95" }, { "file": "mpw-006_TUNM_tile_F6.png", "row": 5, "col": 5, "frame": "F6", "x": 37880, "y": 53880, "w": 7576, "h": 11176, "slot": "039", "project": "riscduino_qcore_folk", "bytes": 106544, "sha256": "e0080bf93247638505ac8cbca0ff50d5edfb396bd4199cc28c584a06ab77ed95" }, { "file": "mpw-006_TUNM_tile_F7.png", "row": 5, "col": 6, "frame": "F7", "x": 45456, "y": 53880, "w": 7976, "h": 11176, "slot": "040", "project": "tensor_calculation_using_nngen", "bytes": 110719, "sha256": "4819853e853378d6bf252c7d9d89c4caedfec9d3b73e01c973cd666bce8783c6" } ], "sha256": { "png": "d8048f2fde017421b5a20479e4503c28cdcb46b02119bc5c269d87735f5f0806", "filtered_stream": "f06ef1dcfa3ef2f23c202e68375e0bef1b8cbc2ced21c5a2315ef98b6ce65f47", "pixels": "ad3406324c736ac8468f46082c5374d2620eedf129d7db1a1f6ebdb7ca1ee1e0" } }